 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 10 Base-T Interface Module ELECTRONICS INC. EPE6210S * Optimized for Level One LXT905 * * Four pairs of TX and RX in 40 pin SOIC package * * Robust design allows for toughest soldering process * * Complies with or exceeds IEEE 802.3, 10 Base-T Requirements * Electrical Parameters @ 25 C Group Delay (nS Max.) 5-10 MHz Xmit 3 Rcv --* Xmit -1 Insertion Loss (dB Max.) 1-10 MHz Rcv -1 Xmit -15 Return Loss (dB Min.) 5-10 MHz Rcv -15 @ 25 MHz Xmit -8 Rcv --Attenuation (dB Min.) (1) Common Mode Rejection (dB Min.) @ 40 MHz Xmit -25 Rcv --@ 50 MHz Xmit -30 Rcv -30 @ 100 MHz Xmit -25 Rcv -25 -30 Crosstalk (dB Min.) @ 30 MHz Xmit -15 Rcv --- @ 1-10 MHz Isolation : meets or exceeds 802.3 IEEE Requirements * Characteristic Filter Impedance : 100 * (1) Referenced @ 5 MHz response. Schematic Transmit Channel 4,9,14,19 3,8,13,18 1:2 LPF 5,10,15,20 36,31,26,21 2,7,12,17 39,34,29,24 37,32,27,22 38,33,28,23 1,6,11,16 1:1 40,35,30,25 Receive Channel Package A (J) N Dim. A B C D E F G H I (J) K L M N P Q Min. 1.290 .470 .200 .950 .005 .050 .620 .016 .008 .175 0 .025 Dimensions (Inches) Max. Nom. 1.310 .490 .220 Typ. .015 Typ. .640 .022. .012 Typ. 8 .045 .030 .050 .090 .670 (Millimeters) Max. Nom. Min. 32.77 11.94 5.08 24.13 .127 1.27 15.75 .406 .203 4.45 0 .635 33.27 12.45 5.59 Typ. .381 Typ. 16.26 .559 .305 Typ. 8 1.14 .762 1.27 2.29 17.02 PCA EPF6210S Date Code B Q 40 21 Solder Pad Layout 1 20 P D M C F H E K L G I PCA ELECTRONICS, INC. 16799 SCHOENBORN ST. NORTH HILLS, CA 91343 CSE6210Sa Rev.- 6/5/97 Product performance is limited to specified parameters. Data is subject to change without prior notice. TEL: (818) 892-0761 FAX: (818) 894-5791 http://www.pca.com 10 Base-T Interface Module ELECTRONICS INC. EPE6210S The circuit below is a guideline for interconnecting PCA's EPE6210S with LXT905 10 Base-T PHY chip over UTP cable. Further details of system design, such as chip pin-out, etc. can be obtained from the specific chip manufacturer. Typical insertion loss of the isolation transformer is 0.7dB. This parameter covers the entire spectrum of the encoded signals in 10 Base-T protocols. However, the predistortion resistor network introduces some loss which has to be taken into account in determining how well your design meets the Standard Template requirements. Additionally, the following need to be considered while selecting resistor values : a. Each channel needs 100 termination, thus the Thevenin's equivalent resistance seen by a channel looking into the transmit outputs from the chip must be equal to a value close to 100. The LXT 905 driver output impedances are very low. . Thus only 11.8 on TPON & TPOP are enough to provide a balanced 25 termination given that turns ratio is 1:2. Following these guidelines will guarantee that the return loss specifications are satisfied at all extremes of cable impedance (i.e. 85 to 115) while the module is installed in your system. The receiver channel termination is rather straight forward: two 50 loads provide the balanced termination to the cable. b. That the template requirements are satisfied under the worst case Vcc (i.e. 4.5V), will impose a further constraint on resistor selection, in that they ought to be the minimum derived from the calculations. Users can allow for pads on their PCB for a shunting resistor across pins 6 and 8 of EPE6210S for more flexibility in setting voltage levels at the outputs. Note that some systems have auto polarity detection and some do not. If not, be certain to follow the proper polarity. The pulldown resistors used around the RJ45 connector have been known to suppress unwanted radiation that unused wires pick up from the immediate environment. Their placement and use are to be considered carefully before a design is finalized. It is recommended that there be a neat separation of ground planes in the layout. It is generally accepted practice to limit the plane off at least 0.08 inches away from the chip side pins of EPE6210S. There need not be any ground plane beyond this point. For best results, PCB designer should design the outgoing traces preferably to be 50, balanced and well coupled to achieve minimum radiation from these traces. Typical Application Circuit for UTP with external Resistor Network for one port TPIN 50 2 38 36 3 6 1 2 TX+ TX- EPE6210S 50 RJ45* RX+ RX4 5 7 8 40 1 5 3 4 11.8 LXT905 PHY 39 TPIP TPON 11.8 TPOP 100pF 0.1uF X7R 100pF 0.1uF X7R High voltage cap, if used 2KV recommended Chassis Ground Notes : *Hubs and Repeaters. PCA ELECTRONICS, INC. 16799 SCHOENBORN ST. NORTH HILLS, CA 91343 CSE6210Sb Rev. - 6/5/97 TEL: (818) 892-0761 FAX: (818) 894-5791 http://www.pca.com |
Price & Availability of EPE6210S
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |